A CMOS flip-flop featuring embedded Threshold logic functions
نویسندگان
چکیده
This paper describes a semi-dynamic CMOS flip-flop family featuring embedded Threshold Logic functions. First, we describe the new Threshold Logic flipflop concept and circuit operation. Second, we present the concepts of embedded Threshold logic and run-time reprogrammability. Finally, it is proved by Spice simulation results that wide (up to 8 inputs) AND/OR Boolean functions can be embedded in the newly proposed Threshold Logic flip-flop with up to less total latency when compared with the conventional flip-flop featuring the same embedded Boolean functions. Therefore proposed flip-flop is very attractive for high-performance pipelined arithmetic units. Keywords—CMOS digital design, flip-flops, Threshold logic, computer arithmetic
منابع مشابه
Design and experimental results of a CMOS flip-flop featuring embedded threshold logic
This paper describes a semi-dynamic CMOS flip-flop family featuring embedded Threshold Logic functions. First, we present the concept of flip-flop featuring embedded Threshold Logic, and then we describe the circuit and its operation. Subsequently, we present the design issues and the experimental results of such Threshold Logic flip-flops, obtained in 0.25pm CMOS technology. It is shown in thi...
متن کاملLow Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Using Power Gating Techniques
In this paper, a new dual dynamic node hybrid flip-flop (DDFF) and a novel embedded logic module (DDFFELM) based on DDFF are introduced. The DDFF offers power and area reduction when compared to the conventional flip-flops. The main aim of DDFF-ELM is to reduce pipeline overhead which arises due to the pipeline setup time, propagation delay and clock skew. It gives an area, power and speed effi...
متن کاملEfficient Timing Element Design Featuring Low Power Vlsi Applications
In this paper, we propose a novel Low-Power Dual dynamic node and edge triggered (DDNET) flip flop for Featuring Efficient low power applications. Several art of design techniques have been proposed to eliminate large capacitance in the precharge node of the conventional flip-flop, which drives separately by output pull-up, and pull down transistors. Though the pioneer designs which consumes mu...
متن کاملA high-frequency CMOS multi-modulus divider for PLL frequency synthesizers
A high-frequency divide-by-256–271 programmable divider is presented with the improved timing of the multi-modulus divider structure and the high-speed embedded flip-flops. The D flip-flop and logic flip-flop are proposed by using a fast pipeline technique, which contains single-phase, edge-triggered, ratioed, and high-speed technologies. The circuits achieve high-speed by reducing the capaciti...
متن کاملDesign of a fully-static differential low-power CMOS flip-flop
A fully-static flip-flop structure is proposed and compared to both the conventional CMOS flip-flop and the Cascode Voltage Switch Logic (CVSL) static flip-flop proposed by Yuan and Svensson [I], in terms of speed, power consumption and silicon area. Then an add-and-delay circuit is implemented using all three flip-flop structures to demonstrate the performance of the proposed flip-flop. The ad...
متن کامل